Paper-Conference

SHMemora: Protective Key-Value Store on Distributed Shared Memory
Modern in-memory key-value stores (IMKVS) are essential for data-intensive applications but increasingly limited by memory capacity. …
DROW: Training-Free Load Speculative Execution Attacks on Apple Silicon

""
DSASSASSIN: Cross-VM Side-Channel Attacks by Exploiting Intel Data Streaming Accelerator
PPA: Novel Page Prefetcher-Based Side-Channel Attacks
Hardware data prefetchers are designed to fetch memory in advance to reduce cache misses and mitigate memory bottlenecks. By analyzing …
PDF
GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips
Microarchitectural side-channel attacks, which have become increasingly prevalent, often rely on high-resolution timers. Emerging …
PDF Code
WPC: Weight Plaintext Compression for CNN Inference based on RNS-CKKS
PDF
CXL-Interplay: Unraveling and Characterizing CXL Interference in Modern Computer Systems
Compute Express Link (CXL) is a promising technology that addresses memory and storage challenges. Despite its advantages, CXL faces …
PDF Code arXiv
RAGNAR: Exploring Volatile-Channel Vulnerabilities on RDMA NIC
With the surge in data computation, Remote Direct Memory Access (RDMA) becomes crucial to offering low-latency and high-throughput …
PDF Code
From Optimal to Practical: Efficient Micro-op Cache Replacement Policies for Data Center Applications
Optimizing the CPU frontend has become crucial for modern processors with intricate instruction decoding logic, espe- cially for …
PDF
Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
Oblivious RAM (ORAM) hides the memory access patterns, enhancing data privacy by preventing attackers from discovering sensitive …
PDF